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Abstract—Experimental time-dependent dielectric breakdown
and ON voltage reliability of advanced FD-SOI Z2-FET memory
cells are characterized for the first time. The front-gate stress
time is shown to significantly modulate the ON voltage, hence
the memory window. The Weibull slope, β, indicating the device
variability to breakdown and the time to soft breakdown, α,
present different trends depending on the cell geometry. This
fact highlights the trade-off between variability and reliability to
account for in Z2-FET designs.
Index Terms—Z2-FET, FD-SOI, PIN, DRAM, Reliability, Time
Dependent Dielectric Breakdown, Weibull, Capacitor-less.
I. INTRODUCTION
MODERN VLSI process is based upon aggresive dimen-sion scaling and ultra low power consumption strate-
gies. Several deteriorating effects arise from these approaches,
being the electric field that the gate oxide supports one of the
most important. Over the last CMOS technology generations
this oxide field has increased by several MV/cm [1]. This
implies a higher gate leakage current and oxide reliability
issues which may even render a device unusable.
The Zero Subthreshold Swing and Zero Impact Ionization
FET (Z2-FET) [2] behaves as a 1-transistor DRAM (1T-
DRAM) memory cell aimed to replace traditional 1-transistor,
1-capacitor DRAM cells due to its potentially smaller footprint
and enhanced current ratio [3]. Unlike most other 1T-DRAM
cells [4]–[6], the Z2-FET operation is not based on any de-
grading mechanism such as band-to-band tunneling or impact
ionization, being outstanding in terms of reliability. Z2-FET
reliability analysis is of primary importance when millions of
memory cells are integrated within the same circuit and a cell
failure could lead to data corruption. In this work, the Z2-
FET operation at high temperature is initially analyzed and
reliability measurements are then carried out: i) the Z2-FET
ON voltage and ON current are measured after front-gate bias
stress; ii) the front-gate time-dependent dielectric breakdown
(TDDB) is characterized extracting both the Weibull slope,
β, and time-to-breakdown, α, for Z2-FET devices featuring
different dimensions. The back-interface reliability is not as
relevant for memory operation since the buried-oxide (BOX,
Fig. 1) thickness is approximately 25 nm, thus the vertical
electric field is much weaker than at the front-gate oxide. Note
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Fig. 1. Cross-section TEM image illustrating the Z2-FET structure. The inset
shows a closer gate-stack picture of a different Z2-FET featuring distinct
geometry. tEpi0 + tEpi1 ' 15 nm, tSi ' 7 nm, tBOX ' 25 nm.
Fig. 2. a) IA-VA sweep indicating the point where VA is equal to VON
for room temperature (25oC) and 85oC. b) MW shift to lower voltage as
temperature increases. c) RT for both temperatures indicating the time penalty
and ‘1’-state instability under mentioned conditions. d) Front-gate tunnel
SILC: initially the SILC decreases until it stabilizes. VFG = 1.2 V , VBG =
-1 V and VK = 0 V in all experiments unless otherwise noted. W = 1000
nm, LG = 200 nm, LIN = 200 nm.
that the common back-gate voltage is fixed to -1 V or even
less negative (closer to 0 V ) [7].
II. CHARACTERIZATION SETUP
Devices under test have been fabricated by ST-
Microelectronics [8]. Advanced 28 nm node FD-SOI
Z2-FETs featuring a metal Silicide/Poly/TiN/HfO2/SiO2 gate
stack with approximately 3.1 nm of thickness (EOT ' 1.5
nm) are studied. No oxide corner rounding, enhancing the
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electric field, has been observed based on lithography mask
simulations. The Z2-FET cell resembles a conventional PIN
diode, Fig. 1, in which the intrinsic region is partially covered
by a front gate (FG), defining the gated and ungated intrinsic
regions whose lengths are LG and LIN , respectively. The FG
is adjacent to the forward-biased anode (A) contact, while
the cathode (K) contact lies at the other side. A bottom
back gate (BG) covers the whole PIN structure. Thanks to
complementary top and back gate bias (VFG > 0 V & VBG
< 0 V ) a virtual NPNP structure is emulated: the gated
region and the cathode behave as N-type and the ungated
region and the anode as P-type semiconductors. Two distinct
current levels (I1 and I0, associated to each logic state) are
achieved based on the stored charge under the gate. The
Z2-FET operation as memory cell can be found in [7], [9].
III. RESULTS
A. Memory parameter dependence on temperature
Fig. 2a demonstrates the typical Z2-FET operation exhibit-
ing the characteristic sharp current switch. The ON voltage
(VON , defined as the anode bias at which the current onset
arises [10], Fig. 2a) is reduced by increasing the temperature as
previously reported [11] due to carrier energy increase, which
enables them to surmount the potential barriers from cathode
and anode to channel. A similar shift to lower anode bias is
observed for the memory window (MW, defined as the VON
difference between the ‘1’ and ‘0’-programmed state), Fig.
2b. Nor the memory window or the current margin (I1-I0)
are affected by the high operation temperature. A lower VON
is useful for power consumption reduction with no current
level penalty. Nevertheless, the retention time (RT, the time
a certain logic state is held) is reduced to 10 µs when the
temperature increases to 85oC (Fig. 2c), as occurs for most
DRAM cells [12]. The front-gate tunnel leakage current is
primary responsible of the RT penalty together with Shockley-
Read-Hall (SRH) recombination [13] and trapping/detrapping
events. Fig. 2d shows a gate-leakage current increase of about
50% when the temperature is increased.
B. VON & ION evolution under stress conditions
The Z2-FET device is stressed by applying a constant
voltage stress (CVS) at the front gate (VFG ST = 1.5 V )
for a fixed time. VFG ST is set to exceed the operating bias
intended for 1T-DRAM usage while VA is set to 1.6 V to
ensure the device is not in OFF state. VON is monitored by
pulsing the anode voltage (increasing the pulse height by 25
mV every cycle and maintaining the same VFG) immediately
after stressing to avoid relaxation. Fig. 3a-b show the transient
anode current IA at room and high temperatures for different
stress times. The sudden current onset indicates the minimum
VA to overcome the energy barriers, i.e. VON . At room
temperature IA sharply rises at the same point (the second
shown pulse in Fig. 3a) for all stress times, proving it is
independent of stress conditions.
In contrast, at 85oC (Fig. 3b) the Z2-FET triggering arises
earlier for shorter stress times. The longer the stress time, the
larger the VON shift. Variations of 50 mV or even larger
Fig. 3. VON evolution at a) room and b) high temperature for different stress
times. Distinct time scales have been used for a) and b) since VON changes
as a function of temperature. c) ION with (upper curve) and without (lower
curve) floating gates at 85oC. VFG = 1.5 V , VBG = -1 V , VA = 1.6 V . W
= 1000 nm, LG = 150 nm, LIN = 200 nm.
are observed for stress times longer than 10 s, after which
the VON increase seems to saturate, Fig. 3b. Both the VON
independence at room temperature and the VON increase at
high temperature with the stress time trends have the same
origin: at room temperature the electron reservoir under the
front gate is not depleted even with the longest stress time. On
the contrary, at 85oC, the longer the stress, the more electrons
tunnel through the front gate increasing VON .
The lower curve in Fig. 3c shows the on-the-fly current,
namely ION when VA > VON , as a function of the stress
time for the same VA and VFG ST values as mentioned above.
The initial decay indicates bias temperature instability (BTI)
degradation by two possible mechanisms [14]: i) interface
states, acceptor-like presumably, are created by charged H ions
as predicted by the Reaction & Difussion model [15] in which
carriers are trapped; ii) possitive oxide charge (screening the
VFG-VBG induced electric field) is built up as a consequence
of charge interaction among oxide species [14]. BTI scenario
is verified by repeating the experiment with both gates left
floating, Fig. 3c upper curve. As observed the current does not
present any BTI degradation and only reveals typical random
telegraph noise (RTN) fluctuations. A higher current level is
measured when the gates are floating due to the absence of
gate-induced energy barriers blocking carrier injection.
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Fig. 4. Weibull plot of the soft tBD as a function of a) the width b) LG
c) LIN . a) Illustrates a high Weibull β for W = 1 and W = 0.2 µm and a
medium slope factor for W = 100 nm. b) β slightly increases as the gate
length is made larger. c) β slopes are almost parallel. d) anode current, IA,
for D5 (160 µA), D6 (75 µA) and D7 (55 µA). VFG = 3 V , VA = 1.5 V ,
VBG = 0 V , tOX = 3.1 nm.
C. Front-gate Time Dependent Dielectric Breakdown
The cell dimensions of devices employed in this work are
reported in Table I. The Z2-FET TDDB was measured at high
temperature (85oC, typical in DRAM cells) and high front-
gate voltage (3 V ) to cause operation failure at reasonable
times for all Z2-FET geometries. As indicated in [16], con-
stant voltage stress is more appropriate than constant current
stress for ultra-thin oxides due to the ballistic interaction of
electrons with the dielectric. The random nature of oxide
breakdown is generally described by the Weibull distribution
[17] F (t) = 1−exp(−(t/α)β) where F is the cumulative dis-
tribution function (CDF) representing the cumulative fraction
of breakdown/wornout devices, t is the stress time, α is the
characteristic life and β is the Weibull slope.
Measurements report an initial decrease of stress-induced
TABLE I
DIMENSIONS(nm) AND OBTAINED WEIBULL β(−) AND α(s) OF
REPORTED DEVICES IN THIS WORK.
Dev. D1 D2 D3 D4 D5 D6 D7
W 1000 200 100 100 100 100 100
LG 50 50 50 50 50 150 200
LIN 50 50 50 50 200 200 200
β 1.95 1.74 0.92 0.83 0.86 1.17 1.24
α 0.21 12.2 68.7 117.5 290.7 1130.7 1752.4
leakage current (SILC) (Fig. 2d shows the same trend for a
different bias) when increasing the stress time which suggests
that electrons are trapped in the dielectric [18]. After some
time, the SILC becomes constant, which is key for 1T-DRAM
memory cells since it is related to the retention time. Fig. 4
represents the Weibull cumulative distribution as a function of
the time to soft breakdown (tBD), obtained by varying one
cell dimension parameter at a time. tBD is measured when an
instantaneous current increase of 5% occurs after the front-
gate current has settled down.
Fig. 4a shows the dependence of the Weibull parameters
on the cell width (note that D3 and D4 feature the same
dimensions). As expected tBD increases in narrow devices
since the dielectric area is smaller, in accordance with the
percolation model [17]. The wider cells (D1, D2) feature
higher β than their W = 100 nm counterparts, see Table 1.
A trade-off arises then between the breakdown variability, β
(the higher the less deviation among devices), and the time
to breakdown, α (the longer the more robust), preventing the
optimization of both parameters simultaneously. According to
the cell-based model [19], the reduction of β with the device
width scaling suggests either a greater lattice constant or a
lower defect generation rate. Fig. 4b illustrates the dependence
on LG, where all curves exhibit similar slopes. Interestingly,
tBD increases as LG is made longer (i.e. more dielectric area).
The reason is the higher anode current measured for shorter
LG cells (Fig. 4d, D5 anode current, doubles that of D6 and
D7). The larger the anode current, the more degradation the
dielectric suffers (as happened when VON is reduced, not
shown). Fig. 4c depicts the impact of LIN where the Weibull
slopes are almost parallel suggesting similar variability to
breakdown: the intrinsic region does not significantly impact
the oxide properties.
IV. CONCLUSION
The Z2-FET ON voltage, memory window, and retention
time have been experimentally studied at 85oC. VON is
insensitive to the applied front-gate stress at room temperature,
while at 85oC a 50 mV increase is observed for stress times
longer than 10 s. The ON current is affected by BTI degra-
dation and RTN fluctuations produced by interface and oxide
trapping effects. The TDDB analysis shows lower breakdown
variability for wider cells but shortest time to breakdown
evidencing a trade-off between reliability and variability. The
time to breakdown is also shown to be more affected by the
lateral electric field than by the dielectric area. The reported
results highlight the design strategy towards more robust Z2-
FET memory matrices in terms of footprint and reliability.
IEEE ELECTRON DEVICE LETTERS, X X, NO. X, XXX X 4
REFERENCES
[1] R. Degraeve, B. Kaczer, and G. Groeseneken, “Degradation and
breakdown in thin oxide layers: mechanisms, models and reliability
prediction,” Springer Tracts in Modern Physics, vol. 274, pp. 3–22,
1999. DOI: 10.1007/978-3-319-63577-4 1
[2] J. Wan, C. Le Royer, A. Zaslavsky, and S. Cristoloveanu, “A compact
capacitor-less high-speed DRAM using field effect-controlled charge
regeneration,” IEEE Electron Device Letters, vol. 33, no. 2, pp.
179–181, 2012. DOI: 10.1109/LED.2011.2176908
[3] C. Navarro, M. Duan, M. S. Parihar, F. Adamu-Lema, S. Coseman,
J. Lacord, K. Lee, C. Sampedro, B. Cheng, H. El Dirani, J. C. Barbe,
P. Fonteneau, S. I. Kim, S. Cristoloveanu, M. Bawedin, C. Millar,
P. Galy, C. Le Royer, S. Karg, H. Riel, P. Wells, Y. T. Kim,
A. Asenov, and F. Gamiz, “Z2-FET as Capacitor-Less eDRAM Cell
for High-Density Integration,” IEEE Transactions on Electron Devices,
vol. 64, no. 12, pp. 4904–4909, 2017. DOI: 10.1109/TED.2017.2759308
[4] S. Okhonin, M. Nagoga, J. Sallese, and P. Fazan, “A SOI capacitor-less
1T-DRAM concept,” in 2001 IEEE International SOI Conference.
Proceedings (Cat. No.01CH37207). IEEE, 2002, pp. 153–154. DOI:
10.1109/soic.2001.958032
[5] M. Bawedin, S. Cristoloveanu, and D. Flandre, “A capacitorless
1T-DRAM on SOI based on dynamic coupling and double-gate
operation,” IEEE Electron Device Letters, vol. 29, no. 7, pp. 795–798,
2008. DOI: 10.1109/LED.2008.2000601
[6] N. Rodriguez, C. Navarro, F. Gamiz, F. Andrieu, O. Faynot, and
S. Cristoloveanu, “Experimental demonstration of capacitorless A2RAM
cells on silicon-on-insulator,” IEEE Electron Device Letters, vol. 33,
no. 12, pp. 1717–1719, 2012. DOI: 10.1109/LED.2012.2221074
[7] C. Navarro, J. Lacord, M. S. Parihar, F. Adamu-Lema, M. Duan,
N. Rodriguez, B. Cheng, H. El Dirani, J. C. Barbe, P. Fonteneau,
M. Bawedin, C. Millar, P. Galy, C. Le Royer, S. Karg, P. Wells,
Y. T. Kim, A. Asenov, S. Cristoloveanu, and F. Gamiz, “Extended
Analysis of the Z2-FET: Operation as Capacitorless eDRAM,” IEEE
Transactions on Electron Devices, vol. 64, no. 11, pp. 4486–4491,
2017. DOI: 10.1109/TED.2017.2751141
[8] N. Planes, O. Weber, V. Barral, S. Haendler, D. Noblet, D. Croain,
M. Bocat, P. O. Sassoulas, X. Federspiel, A. Cros, A. Bajolet, E. Richard,
B. Dumont, P. Perreau, D. Petit, D. Golanski, C. Fenouillet-Béranger,
N. Guillot, M. Rafik, V. Huard, S. Puget, X. Montagner, M. A. Jaud,
O. Rozeau, O. Saxod, F. Wacquant, F. Monsieur, D. Barge, L. Pinzelli,
M. Mellier, F. Boeuf, F. Arnaud, and M. Haond, “28nm FDSOI
technology platform for high-speed low-voltage digital applications,”
Digest of Technical Papers - Symposium on VLSI Technology, vol. 33,
no. 4, pp. 133–134, 2012. DOI: 10.1109/VLSIT.2012.6242497
[9] S. Cristoloveanu, K. Lee, M. Parihar, H. El Dirani, J. Lacord,
S. Martinie, C. Le Royer, J.-C. Barbe, X. Mescot, P. Fonteneau,
P. Galy, F. Gamiz, C. Navarro, B. Cheng, M. Duan, F. Adamu-Lema,
A. Asenov, Y. Taur, Y. Xu, Y.-T. Kim, J. Wan, and M. Bawedin, “A
review of the Z 2 -FET 1T-DRAM memory: Operation mechanisms
and key parameters,” Solid-State Electronics, no. xxxx, 2017. DOI:
10.1016/j.sse.2017.11.012
[10] S. Navarro, K. H. Lee, C. Marquez, C. Navarro, M. Parihar, H. Park,
P. Galy, M. Bawedin, F. Gamiz, and S. Cristoloveanu, “Evaluation of
thin-oxide Z2-FET DRAM cell,” 2018 Joint International EUROSOI
Workshop and International Conference on Ultimate Integration on
Silicon, EUROSOI-ULIS 2018, vol. 2018-Janua, pp. 1–4, 2018. DOI:
10.1109/ULIS.2018.8354342
[11] H. El Dirani, Y. Solaro, P. Fonteneau, P. Ferrari, and S. Cristoloveanu,
“Solid-State Electronics Properties and mechanisms of Z 2 -FET at
variable temperature,” Solid State Electronics, vol. 115, pp. 201–206,
2016. DOI: 10.1016/j.sse.2015.08.015
[12] J. Liu, B. Jaiyen, Y. Kim, C. Wilkerson, and O. Mutlu, “An
experimental study of data retention behavior in modern DRAM
devices,” Proceedings of the 40th Annual International Symposium on
Computer Architecture - ISCA ’13, vol. 41, no. 3, p. 60, 2013. DOI:
10.1145/2485922.2485928
[13] M. Duan, C. Navarro, B. Cheng, F. Adamu-Lema, X. Wang,
V. P. Georgiev, F. Gamiz, C. Millar, and A. Asenov, “Thorough
Understanding of Retention Time of Z2FET Memory Operation,” IEEE
Transactions on Electron Devices, vol. 66, no. 1, pp. 383–388, 2019.
DOI: 10.1109/TED.2018.2877977
[14] D. K. Schroder, “Negative bias temperature instability: What do we
understand?” vol. 47, pp. 841–852, 2007. DOI: 10.1016/j.microrel.
2006.10.006
[15] K. O. Jeppson and C. M. Svensson, “devices Negative bias stress of
MOS devices at high electric fields and degradation of MNOS devices,”
vol. 2004, no. 1977, 2004. DOI: 10.1063/1.323909
[16] T. Nigam, R. Degraeve, and H. E. Maes, “Constant current charge-to-
breakdown,” 1998 IEEE International Reliability Physics Symposium
Proceedings. 36th Annual (Cat. No.98CH36173), Reno, NV, USA, pp.
62–69, 1998. DOI: 10.1109/RELPHY.1998.670444
[17] J. H. Stathis, “Percolation models for gate oxide breakdown,” Journal
of Applied Physics, vol. 86, no. 10, pp. 5757–5766, 1999. DOI:
10.1063/1.371590
[18] C.-H. Hsu, M.-T. Wang, and J. Y.-M. Lee, “Electrical characteristics
and reliability properties of metal-oxide-semiconductor capacitors with
HfZrLaO gate dielectrics,” Microelectronics Reliability, vol. 50, no. 5,
pp. 599–602, 2006. DOI: 10.1016/j.microrel.2010.01.014
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